I am a third year Computer Engineering Student at the University of Toronto, interested in interested in RTL design, verification, and physical design for ASICs. A proper website is still under construction, but in the meantime you can check out my projects here!
If the company you work for is hiring for ASIC/RTL design/verification or physical design, and you are interested in my experience, please feel free to reach out to me at: matthew.kong@mail.utoronto.ca. Thanks!
Various projects that I've made, or am currently working on!

Read more

Read more

Read more

Read more

Read more

Read more

Read more

Read more
Note: these are academic papers I wrote for the International Baccalaureate programme.

Read more

Read more

Read more